🛡️ CVE-2025-0647
🟠 CVSS 7.9 — High ✅ No Known Exploit CWE-226 NVD
7.9
CVSS Score
0 Low4 Medium7 High9 Critical10

Description

In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.

Details

Severity HIGH
CVSS Score 7.9
CVSS Vector CVSS:3.1/AV:L/AC:L/PR:H/UI:N/S:C/C:H/I:H/A:N
CWE CWE-226
Public Exploit ✅ No
Source NVD
Published 2026-01-14
Updated 2026-06-02
Modified 2026-01-26
Fix URL N/A

Affected Packages

Software From version Fixed in
c1-premium-firmware
c1-ultra-firmware
cortex-a710-firmware
cortex-x2-firmware
cortex-x3-firmware
cortex-x4-firmware
cortex-x925-firmware
neoverse-n2-firmware
neoverse-v2-firmware
neoverse-v3-firmware
neoverse-v3ae-firmware

Similar Threats

Site Security Check

Concerned your site may already be targeted?

BotEraser analyzes incoming traffic patterns and helps identify bot behavior consistent with known exploit attempts.

Check My Site Free →

No credit card required  ·  Results in minutes

ⓘ Data Notice: The information presented above has been compiled from publicly available internet sources. Boteraser aggregates this data solely for informational purposes and does not independently classify, evaluate, or endorse any findings about the vulnerabilities listed. The accuracy and completeness of this information is the sole responsibility of the original publishers. Boteraser and its operators accept no liability for any decisions made based on this data.